


## **CSE211**

# **Computer Organization and Design**

- General Register Organization
- Stack Organization
- Instruction Formats
- Addressing Modes




## Processor Organization



- In general, most processors are organized in one of 3 ways
  - Single register (Accumulator) organization
    - Basic Computer is a good example
    - Accumulator is the only general purpose register
  - General register organization
    - Used by most modern computer processors
    - Any of the registers can be used as the source or destination for computer operations
  - Stack organization
    - All operations are done using the hardware stack
    - For example, an OR instruction will pop the two top elements from the stack, do a logical OR on them, and push the result on the stack

3



Output

4

#### EXAMPLE:

 To perform the operation R3 = R1+R2 We have to provide following bin selection variable to the select inputs.



- 1. SEL A: 001 -To place the contents of R1 into bus A.
- 2. SEL B: 010 to place the contents of R2 into bus B
- 3. SEL OPR : 10010 to perform the arithmetic addition A+B
- 4. SEL REG or SEL D: 011 to place the result available on output bus in R3.

#### Register and multiplexer input selection code

Binary code	SELA	SELB	SELD or SELREG
000	Input	Input	
001	R1	R1	R1
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4	R4
101	R5	R5	R5
110	R6	R6	R6
111	R7	R7	R7



OPR Select	Operation	Symbol
00000	Transfer A	TSFA
00001	Increment A	INCA
00010	Add $A + B$	ADD
00101	Subtract $A - B$	SUB
00110	Decrement A	DECA
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
01110	Complement A	COMA
10000	Shift right A	SHRA
11000	Shift left A	SHLA

-

### $R1 \leftarrow R2 - R3$

Field:	SELA	SELB	SELD	OPR
Symbol:	R2	R3	R1	SUB
Control word:	010	011	001	00101

TABLE 8-3 Examples of Microoperations for the CPU

Symbolic Designation					
Microoperation	SELA	SELB	SELD	OPR	Control Word
R1 ← R2 − R3	R2	R3	R1	SUB	010 011 001 00101
$R4 \leftarrow R4 \lor R5$	R4	R5	R4	OR	100 101 100 01010
$R6 \leftarrow R6 + 1$	R6	_	R6	INCA	110 000 110 00001
R7 ← R1	R1	_	R7	TSFA	001 000 111 00000
Output ← R2	R2	_	None	TSFA	010 000 000 00000
Output ← Input	Input	_	None	TSFA	000 000 000 00000
R4 ← sh1 R4	R4	_	R4	SHLA	100 000 100 11000
R5←0	R5	R5	R5	XOR	101 101 101 01100

## Stack Organization



#### Stack

8

? Very useful feature for nested subroutines, nested interrupt services

- ? Also efficient for arithmetic expression evaluation
- ? Storage which can be accessed in LIFO
- ? Pointer: SP
- ? Only PUSH and POP operations are applicable

### **Stack Organization**

**?**Register Stack Organization

?Memory Stack Organization



- The computers which use Stack-based CPU Organization are based on a data structure called **stack**.
- The stack is a list of data words.
- It uses Last In First Out (LIFO) access method which is the most popular access method in most of the CPU.
- A register is used to store the address of the topmost element of the stack which is known as **Stack pointer (SP)**.
- In this organisation, ALU operations are performed on stack data.
- It means both the operands are always required on the stack. After manipulation, the result is placed in the stack.

In a 64-word stack, the stack pointer contains 6 bits because  $2^6 = 64$ . since SP has only six bits, it cannot exceed a number grater than 63(111111 in binary). When 63 is incremented by 1, the result is 0 since 111111 + 1 =1000000 in binary, but SP can accommodate only the six least significant bits. Similarly, when 000000 is decremented by 1, the result is 111111. The one bit register Full is set to 1 when the stack is full, and the one-bit register EMTY is set to 1 when the stack is empty of items. DR is the data register that holds the binary data to be written in to or read out of the stack.







Figure : 3 Block Diagram of a 64-word stack



stack) or underflow (empty stack) ? <u>must be done in software</u>





+





**OP-code field** - specifies the operation to be performed

Address field - designates memory address(es) or a processor register(s)

- Mode field determines how the address field is to be interpreted (to get effective address or the operand)
- The number of address fields in the instruction format depends on the internal organization of CPU
- The three most common CPU organizations:

Single accumulator organization:

ADD /\* AC  $\leftarrow$  AC + M[X] \*/ Х **General register organization:** ADD R1, R2, R3 /\* R1 ← R2 + R3 \*/ /\* R1 ← R1 + R2 \*/ ADD **R1, R2** /\* R1 ← R2 \*/ MOV R1, R2 R1. X /\* R1 ← R1 + M[X] \*/ ADD **Stack organization:** /\* TOS ← M[X] \*/ PUSH Χ ADD

14



OVFI Y

\*/

• Three-Address Instructions

Program to evaluate X = (A + B) \* (C + D):

- ADDR1, A, B/\* R1  $\leftarrow$  M[A] + M[B]\*/ADDR2, C, D/\* R2  $\leftarrow$  M[C] + M[D]\*/MULX, R1, R2/\* M[X]  $\leftarrow$  R1 \* R2
  - Results in short programs
  - Instruction becomes long (many bits)
- Two-Address Instructions

Program to evaluate X = (A + B) \* (C + D):

MOV	R1, A	/* R1 ← M[A]	*/
ADD	R1, B	/* R1 ← R1 + M[A]	*/
MOV	R2, C	/* R2 ← M[C]	*/
ADD	R2, D	/* R2 ← R2 + M[D]	*/
MUL	R1, R2	/* R1 ← R1 * R2	*/
MOV	X, R1	/* M[X] ← R1	*/


-most common in commercial computer

## **One Address Instruction**




- Use an implied AC register for all data manipulation
- Program to evaluate X = (A + B) \* (C + D):

LOAD A	/* AC ← M[A] */	
ADD B	/* AC ← AC + M[B] */	
STORE	T /* M[T] ← AC */	
LOAD C	/* AC ← M[C] */	
ADD D	/* AC ← AC + M[D] */	
MUL	T /* AC ← AC * M[T] */	
STORE	X /* M[X] ← AC */	







## Data Transfer Instructions



Move data from one place in computer to another without changing the data content

Most common transfer : processor reg -memory, processor reg -I/O, between processor register themselves

• Typical Data Transfer Instructions

Mnemonic
LD
ST
MOV
ХСН
IN
OUT
PUSH
POP



Commonly used data transfer operation:

Description
Transfer word or block from source to destination
Transfer word from processor to memory
Transfer word from memory to processor
Swap contents of source and destination
Transfer word of 0s to destination
Transfer word of 1s to destination
Transfer word from source to top of stack
Transfer word from top of stack to destination



Some assembly language conventions modify the mnemonic symbol to differentiate between the different addressing modes

#### • Data Transfer Instructions with Different Addressing Modes

Mode	Asseml Conver	, Dogistor Transfor
Direct address	LD ADR	AC ← M[ADR]
Indirect address	LD @ADR	AC ← M[M[ADR]]
Relative address	LD \$ADR	AC ← M[PC + ADR]
Immediate operand	LD #NBR	AC ← NBR
Index addressing	LD ADR(X)	AC ← M[ADR + XR]
Register LD R1	AC ← R1	
Register indirect	LD (R1)	AC ← M[R1]
Autoincrement	LD (R1)+	AC ← M[R1], R1 ← R1 + 1
Autodecrement	LD -(R1)	R1 ← R1 - 1, AC ← M[R1]



## Data Maniplulation Instructions

These instruction performs operation on data and provide the computational capabilities for the computer

• Three Basic Types:

?Arithmetic instructions ?Logical and bit manipulation instructions ?Shift instructions



### Data Manipulation Instructions

Four basic arithmetic operations : + - \* /

#### Arithmetic Instructions

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Add with Carry	ADDC
Subtract with Borrow	SUBB
Negate(2's Complement)	NEG



#### Arithmatic:

Most machines provide the basic arithmatic operations like add, subtract, multiply, divide etc. These are invariably provided for signed integer (fixed-point) numbers. They are also available for floating point number.

The execution of an arithmatic operation may involve data transfer operation to provide the operands to the ALU input and to deliver the result of the ALU operation.

Commonly used data transfer operation:

Operation Name	Description	
Add	Compute sum of two operands	
Subtract	Compute difference of two operands	
Multiply	Compute product of two operands	
Divide	Compute quotient of two operands	
Absolute	Replace operand by its absolute value	
Negate	Change sign of operand	
Increment	Add 1 to operand	
Decrement	Subtract 1 from operand	



## **Data Manipulation Instructions**

Operations of bits stored in registers
Operations of bits stored in registers
Operations of bits

Consider each bit separately

### • Logical and Bit Manipulation Instructions

Name	Mnemonic	
Clear	CLR	
Complement		СОМ
AND	AND	
OR	OR	
<b>Exclusive-OR</b>		XOR
Clear carry		CLRC
Set carry	SETC	
Complement	carry	СОМС
Enable interrupt		EI
Disable interrupt		DI

AND ?Clear selected bits

OR ?Set selected bits

XOR ?Complement selected bits




#### Logical:

Most machines also provide a variety of operations for manipulating individual bits of a word or other addressable units.

Most commonly available logical operations are:

Operation Name	Description
AND	Performs the logical operation AND bitwise
OR	Performs the logical operation OR bitwise
NOT	Performs the logical operation NOT bitwise
Exclusive OR	Performs the specified logical operation Exculsive-OR bitwise
Test	Test specified condition; set flag(s) based on outcome
Compare	Make logical or arithmatic comparison Set flag(s) based on outcome
Set Control Variables	Class of instructions to set controls for protection purposes, interrupt handling, timer control etc.
Shift	Left (right) shift operand, introducing constant at end
Rotate	Left (right) shift operation, with wraparound end





#### Input/Output :

Input/Output instructions are used to transfer data between input/output devices and memory/CPU register.

Commonly available I/O operations are:

Operation Name	Description
Input (Read)	Transfer data from specified I/O port or device to destination (e.g., main memory or processor register)
Output (Write)	Transfer data from specified source to I/O port or device.
Start I/O	Transfer instructions to I/O processor to initiate I/O operation.
Test I/O	Transfer status information from I/O system to specified destination